Lazy Retirement: A Power Aware Register Management Mechanism
نویسندگان
چکیده
In this paper we describe "Lazy Retirement" a poweraware improvement to the Intel’s P6 family microarchitecture. Lazy Retirement significantly reduces the energy and power involved in register retirement. Lazy Retirement delays the copy from the physical register file (ROB) to the architectural (real) register file (RRF) until it has no choice and the physical register has to be re-used. In many cases, a new retired instruction invalidates such register before it is needed to be copied. Overall, Lazy Retirement eliminates most of the register copy operations involved in register retirement – saving energy while incurring no performance degradation. Alternatively, the reduction in register accesses can be used to decrease the number of register ports thus allowing even faster, less complex, and more energy efficient register file – with a minimal performance loss. Results: Lazy Retirement eliminates about 75% of retirement-related register copies in typical integer code. Lazy Retirement enables the reduction in the number of retirement-related register file ports from 3 to 2 with practically no performance penalty or even from 3 to 1 with very minor performance penalty.
منابع مشابه
Register Allocation Using Lazy Saves ,
This paper presents a fast and eeective linear intraprocedu-ral register allocation strategy that optimizes register usage across procedure calls. It capitalizes on our observation that while procedures that do not contain calls (syntactic leaf routines) account for under one third of all procedure activations , procedures that actually make no calls (eeective leaf routines) account for over tw...
متن کاملRegister Allocation Using Lazy
This paper presents a fast and eeective linear intraprocedu-ral register allocation strategy that optimizes register usage across procedure calls. It capitalizes on our observation that while procedures that do not contain calls (syntactic leaf routines) account for under one third of all procedure activations , procedures that actually make no calls (eeective leaf routines) account for over tw...
متن کاملEnergy-aware compilation and hardware design for VLIW embedded systems
Tomorrow’s embedded devices need to run multimedia applications demanding high computational power with low energy consumption constraints. In this context, the register file is a key source of power consumption and its inappropriate design and management severely affects system power. In this paper, we present a new approach to reduce the energy of shared register files in forthcoming embedded...
متن کاملPower Aware Techniques: Extensions to ISAs
Mobile computing is heavily dependent on battery life. Although circuit designs already take advantage of microelectronics and microarchitecture-level optimization techniques, device longevity can be further extended through energy aware compilation techniques. This communication gives an overview of software-based power aware techniques, namely re-starters to make temporary processor state vis...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002